

Low Offset Voltage, Low Noise, 7 MHz High Precision JFET Op Amps

Features

Low Offset Voltage: 75 μV max

• Low Offset Voltage Drift: 0.5 μ V/°C typical

2 µV/°C max

• Low Input Bias Current: 25 pA

Low Noise: 10 nV/√Hz @ 1 kHz

 $0.1 \text{ Hz to } 10 \text{ Hz } 1.75 \,\mu\text{V}_{\text{P-P}}$

Bandwidth: 7 MHzSlew Rate: 35 V/µS

Fast settling time: 560 ns to 0.01%Supply Current: 2 mA per amplifier

Supply Voltage: ± 4.5 V to ± 15 V or 9 V to 30 V
 Specified Temperature Range: - 40 °C to +125 °C

Applications

- Multipole filters
- Precision current measurement
- Photodiode amplifiers
- Instrumentation
- · Sensors Interface
- Audio

Typical Application




Figure 1. Photodiode amplifier

General Description

ZJA3512 family are dual- and quad- precision JFET amplifiers that feature low offset voltage, low input bias current, low input voltage noise and low input current noise. ZJA3512's offset voltage is guaranteed to be within 75 μ V, which is an order of magnitude better than traditional JFET op amps.

The combination of low offset, low noise, and very low input bias current makes these amplifiers especially suitable for high impedance sensor amplification and precise current measurement using shunts. The combination of DC precision, low noise, and fast settling time results in superior accuracy in medical instruments, electronic measurement, and automated test equipment. ZJA3512 family maintain their fast-settling performance even with substantial capacitive loads. Moreover, they do not suffer from output phase reversal when input voltages exceed the maximum common-mode voltage range.

Fast slew rate and excellent stability with capacitive load make ZJA3512 a perfect fit for high performance filters. Low input bias currents, low offset, and low noise result in a wide dynamic range of photodiode amplifier circuits. Low noise and distortion, high output current, and excellent speed make ZJA3512 a great choice for audio applications.

ZJA3512-2 is available in 8-lead narrow SOIC and 8-lead MSOP packages. ZJA3512-4 is available in 14-lead SOIC package. All of them are specified over the -40°C to +125°C extended industrial temperature range.

Typical Characteristics




Figure 2. Offset voltage histogram

Table of Contents

Features	
Applications	1
General Description	1
Typical Application	1
Typical Characteristics	1
Table of Contents	2
Version (Preliminary Datasheet)	3
Revision History	3
Pin Configurations and Function	4
Absolute Maximum Ratings	6
Thermal Resistance	6
Specifications	7
Typical Performance Characteristics	9
General Application Information	13

Output Phase Reversal	13
THD + Noise	13
Total Noise Including Source Resistors	14
Settling Time	14
Overload Recovery Time	14
Capacitive Load Drive	15
Open-Loop Gain and Phase Response	17
I-V Conversion Applications	18
Photodiode Circuits	18
Layout Guidance	20
Outline Information	21
Ordering Guide	23
Product Order Model	23
Related Parts	24

Version (Preliminary Datasheet) 1

Revision History

October 2023——Preliminary Datasheet

Information furnished by ZJW Microelectronics is believed to be accurate and reliable. However, no responsibility is assumed by ZJW Microelectronics for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of ZJW Microelectronics. Trademarks and registered trademarks are the property of their respective owners.

Pin Configurations and Function




Figure 3. ZJA3512-2 Pin Configuration (8-lead SOIC and MSOP)

Mnemonic	Pin No.	I/O¹	Description
OUTA	1	AO	Channel A output
-INA	2	Al	Channel A inverting input
+INA	3	Al	Channel A Non-inverting input
V-	4	Р	Negative power supply
+INB	5	Al	Channel B Non-inverting input
-INB	6	Al	Channel B inverting input
OUTB	7	AO	Channel B output
V+	8	Р	Positive power supply

¹ AI: Analog Input; P: Power; AO: Analog Output.




Figure 4. ZJA3512-4 Pin Configuration (14-lead SOIC)

Mnemonic	Pin No.	I/O¹	Description
OUTA	1	AO	Channel A output
-INA	2	Al	Channel A inverting input
+INA	3	Al	Channel A non-inverting input
V+	4	P-	Positive power supply
+INB	5	Al	Channel B non-inverting input
-INB	6	Al	Channel B inverting input
OUTB	7	AO	Channel B output
OUTC	8	AO	Channel C output
-INC	9	Al	Channel C inverting input
+INC	10	Al	Channel C non-inverting input
V-	11	Р	Negative power supply
+IND	12	Al	Channel D non-inverting input
-IND	13	Al	Channel D inverting input
OUTD	14	AO	Channel D output

¹ AI: Analog Input; P: Power; AO: Analog Output.

Absolute Maximum Ratings 1

Parameter	Rating
Supply Voltage	± 18V
Input Voltage	± Vs
Output Short-Circuit Duration to GND	TBD
Operating Temperature Range	- 40 °C to 125 °C
Storage Temperature Range	- 65 °C to 150 °C
Junction Temperature Range	- 65 °C to 150 °C
Lead Temperature, Soldering (10 sec)	300 °C
ESD Rating (ESD) ²	
Human Body Model (HBM) ³	2 kV
Charge Device Model (CDM) ⁴	1.5 kV

Thermal Resistance 5

Package Type	θJA	θυс	Unit
8-lead SOIC	158	43	°C/W
8-lead MSOP	190	44	°C/W
14-lead SOIC	120	36	°C/W

¹ These ratings apply at 25°C, unless otherwise noted. Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is

not implied.

² Charged devices and circuit boards can discharge without detection.

Although this product features patented or proprietary protection circuitry,

damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

³ ANSI/ESDA/JEDEC JS-001 Compliant

⁴ ANSI/ESDA/JEDEC JS-002 Complaint

⁵ θ_{JA} addresses the conditions for soldering devices onto circuit boards to achieve surface mount packaging.

Specifications


The \bullet denotes the specification which apply over the full operating temperature range, otherwise specifications are at $V_S = \pm 15 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = 25 \text{ }^{\circ}\text{C}$, unless otherwise noted.


Parameter	Symbol	Conditions		Min	Тур	Max	Unit
INPUT CHARACTERISTICS							
		D Crada			30	75	μV
0#41/-11	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	B Grade	•			200	μV
Offset Voltage	Vos	A O d -			200	500	μV
		A Grade	•			1	mV
Off- +1 \/- - -	ΔV _{OS} /ΔΤ	B Grade			0.5	2	μV/°C
Offset Voltage Drift		A Grade			4	8	μV/°C
					25	80	pА
Input Bias Current	I _B	- 40 °C < T _A < + 85 °C				0.7	nA
		- 40 °C < T _A < + 125 °C	•			10	nA
					5		рА
Input Offset Current	los	- 40 °C < T _A < + 85 °C					nA
		- 40 °C < T _A < + 125 °C	•				nA
Input Capacitance		Differential					pF
		Common-Mode					pF
Input Voltage Range	IVR			-13.5		+ 13	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = - 12.5 V to + 12.5 V		86	108		dB
Large Signal Voltage Gain	Avo	$R_L = 2 k\Omega, V_0 = \pm 13.5 V, V_{CM} = 0 V$		90	100		dB
OUTPUT CHARACTERISTICS							
Outrout Valtage Libra	V	R _L = 10 kΩ			14.9		V
Output Voltage High	V _{OH}	$R_L = 2 k\Omega$			14.7		V
Output Voltage Low	W	R _L = 10 kΩ			- 14.9		V
Output voitage Low	V _{OL}	$R_L = 2 k\Omega$			- 14.8		V
Output Current	I _{OUT}		•	40	65		mA
Power Supply							
Cupply Current per Amplifica	1.	V _O = 0 V			2	2.1	mA
Supply Current per Amplifier	Is	VO - U V	•				mA
Power Supply Rejection Ratio	PSRR	Vs = ± 4.5 V to ± 18 V		86	105		dB


Parameter	Symbol	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 k\Omega$		35		V/µs
Gain Bandwidth Product	GBP			7		MHz
Cattling Time		To 0.1%, G = +1, 0 V to 10 V Step		0.39		μs
Settling Time	t _S	To 0.01%, G = +1, 0 V to 10 V Step		0.56		μs
THD + Noise	THD+N	HD+N 1 kHz, G = +1, R _L = 2 kΩ		0.0003		%
Phase Margin	Фм			63		Degree
NOISE PERFORMANCE						
		f = 10 Hz		52.7		nV/√Hz
Valtaga Najaa Damaitu	e _n	f = 100 Hz		20		nV/√Hz
Voltage Noise Density		f = 1 kHz		10		nV/√Hz
		f = 10 kHz		9.7		nV/√Hz
Peak-to-Peak Voltage Noise	e _{nP-P}	0.1 Hz to 10 Hz Bandwidth		1.75		μV _{P-P}


Typical Performance Characteristics

Unless otherwise stated, T_A = 25 °C, V_S = ±15 V, R_L = 2 k Ω .









General Application Information

Output Phase Reversal

Phase reversal is a change of polarity in the transfer function of the amplifier. This can occur when the voltage applied at the input of an amplifier exceeds the maximum common-mode voltage. Phase reversal can cause permanent damage to the device and may result in system lockups. The ZJA3512-2 and ZJA3512-4 do not exhibit phase reversal when input voltages are beyond the supplies.




Figure 27. No phase reversal

THD + Noise

ZJA3512 features low total harmonic distortion (THD) and excellent gain linearity, making these amplifiers a great choice for precision circuits with high closed-loop gain and for audio application circuits. Figure 28 demonstrates that when configured with positive unity gain (the worst case) and driving a 100 k Ω load, the total distortion and noise of ZJA3512 is approximately 0.0003 %.




Figure 28. THD+N vs. Frequency

Total Noise Including Source Resistors

The low input current noise and input bias current of the ZJA3512 make it the ideal amplifier for circuits with substantial input source resistance. Input offset voltage increases by less than 15nV per 500 Ω of source resistance at room temperature. The total noise density of the circuit is

$$e_{nTOTAL} = \sqrt{e_n^2 + (i_n R_s)^2 + 4kTR_s}$$

Where:

e_n is the input voltage noise density of the parts.

in is the input current noise density of the parts.

Rs is the source resistance at the noninverting terminal.

K is Boltzman's constant (1.38 × 10⁻²³ J/K).

T is the ambient temperature in Kelvin ($T = 273 + ^{\circ}C$).

For R_S< 3.9 k Ω , e_n dominates and e_{nTOTAL} \approx e_{n.}

The current noise of the ZJA3512 is so low that its contribution does not become a significant term unless R_S is greater than 165 M Ω , an impractical value for most applications.

The total equivalent rms noise over a specific bandwidth is expressed as:

$$e_{nTOTAL} = e_{nTOTAL} \sqrt{BW}$$

Where BW is the bandwidth in Hertz.

Note that the above analysis is valid for frequencies larger than 300 Hz and assumes flat noise above 10 kHz. For lower frequencies, flicker noise (1/f) must be considered.

Settling Time

Settling time is the time required for the amplifier output to reach a stable state and remain within a percentage of its step value. The pulse has been applied to the input terminal. Thanks to its impressive slew rate of 35 V/us, ZJA3512 settles to within 0.01 % in less than 560 ns, for a 10 V step in positive unity gain. This makes it an excellent choice as a buffer at the output of DACs whose settling time is typically less than 1 µs.

In addition to fast settling time and fast slew rate, the low offset voltage drift and input offset current of ZJA3512 allows full accuracy of a 16-bit converter over the entire operating temperature range.

Overload Recovery Time

Overload recovery, also known as overspeed recovery, refers to the time it takes the output of an amplifier to recover from a saturated condition to its linear region. This recovery time is particularly long, which is crucial for the application of amplifiers that must promptly

response to small signal in the presence of excessive large transient. Figure 29 shows the positive overload recovery of ZJA3512. The output recovers from saturation within approximately 440 ns.




Figure 29. Positive Overload Recovery

The negative overdrive recovery time is also approximately 440 ns as shown in 0. In addition to the fast recovery time, ZJA3512 show excellent positive and negative recovery time symmetry. This is an important feature of transient signal rectification, as the output signal is kept equally undistorted throughout any given period.




Figure 30. Negative Overload Recovery

Capacitive Load Drive

ZJA3512 is unconditionally stable under all gains in both inverted and non-inverting configurations. It is capable of driving up to 1000 pF capacitive load, without oscillation under positive unity gain configuration (worst case configuration). However, as with most amplifiers, driving larger capacitive loads in a unity gain configuration may cause excessive overshoot and/or ringing, or even oscillation. A simple snubber network reduces the amount of overshoot and ringing significantly. The advantage of this configuration is that the output swing of the amplifier will not decrease, as R_S is located outside the feedback loop.





Figure 31. Snubber Network Configuration

Figure 32 shows a scope plot of the output of ZJA3512 in response to a 400 mV pulse. The circuit is configured as unity gain (worst case), with a load capacitance of 500 pF, and no ringing is observed at the output. As a comparison, one popular JFET amplifier from competitor demonstrates excessive ringing under the same condition, as shown in Figure 33. This confirms the outstanding stability margin of ZJA3512.








Figure 32. ZJA3512 Directly Driving Large Capacitive Load

Figure 33. Competitor JFET Amplifier Driving Capacitive Load

However, further increase of capacitive load eventually undermines stability and leads to ringing as shown in Figure 34 for Cload of 1 nF. By adding a simple snubber network, it is able to eliminate the ringing as displayed in Figure 35.








Figure 35. Capacitive Load Drive of 1 nF with Snubber

The optimal values of R_S and C_S depend on the load capacitance and input capacitance of ZJA3512, which is summarized in Table 1.

C _{LOAD}	R _S (Ω)	Cs
1 nF	100	10 nF
2 nF	50	10 nF
5 nF	20	10 nF

Table 1 Optimum Values for Capacitive Loads

Open-Loop Gain and Phase Response

In addition to impressive low noise, low offset voltage and offset current, ZJA3512 has excellent loop gain and phase response even when driving heavy resistive or capacitive load. Compare them to competitor JFET amplifier mentioned above in Figure 36 and Figure 37. When the output is loaded with $2.5 \text{ k}\Omega$ resistor, ZJA3512 has unity gain frequency of 7 MHz and a phase margin of 63 ° while the competitor 8MHz and 52°. Although the competitor is of higher bandwidth, ZJA3512 is much more stable, showing much less peaking in transient response and thus much faster settling time.




Figure 36. Frequency Response of ZJA3512




Figure 37. Frequency Response of Competitor JFET Amplifier

I-V Conversion Applications

Photodiode Circuits

Common applications for I-V conversion include photodiode circuits, where the amplifier is used to convert a current, generated by a photo diode placed at the inverting input terminal, into an output voltage.

ZJA3512's low input bias current, wide bandwidth, and low noise make it an excellent choice for various photodiode applications, including fiber optic controls, motion sensors, and bar code readers.

The circuit shown in Figure 38 uses a silicon diode with zero bias voltage. This is known as a Photovoltaic Mode; this configuration limits the overall noise and is suitable for instrumentation applications.




Figure 38. Equivalent Preamplifier Photodiode Circuit

A larger signal bandwidth can be attained at the expense of additional output noise. The total input capacitance (Ct) consists of the sum of the diode capacitance (typically 3 pF to 4 pF) and the amplifier's input capacitance (12 pF), which includes external parasitic capacitance. Ct creates a pole in the frequency response, which may lead to an unstable system. To ensure stability and optimize the bandwidth of the signal, a capacitor is placed in the feedback loop of the circuit shown in Figure 38 It creates a zero and yields a bandwidth whose corner frequency is $1/(2\pi (R_2Cf))$.

The value of R_2 can be determined by the ratio V/I_D, where V is the desired output voltage of the op amp and I_D is the diode current. For example, if I_D is 100 μ A and a 10 V output voltage is desired, R_2 should be 100 k Ω . Rd is a junction resistance that drops typically by a factor of 2 for every 10°C increase in temperature. A typical value for Rd is 1000 M Ω . Since Rd >> R_2 , the circuit behavior is not impacted by the effect of the junction resistance. The maximum signal bandwidth is

$$f_{MAX} = \sqrt{\frac{ft}{2\pi R_2 Ct}}$$

where ft is the unity gain frequency of the amplifier.

Using the parameters above, Cf \approx 1 pF, which yields a signal bandwidth of about 2.6 MHz.

$$Cf = \sqrt{\frac{Ct}{2\pi R_2 f t}}$$

where ft is the unity gain frequency of the op amp, achieves a phase margin, Φm, of approximately 45°.

A higher phase margin can be obtained by increasing the value of Cf. Setting Cf to twice the previous value yields approximately $\Phi_m = 65^\circ$ and a maximally flat frequency response, but reduces the maximum signal bandwidth by 50 %.

Crosstalk

Crosstalk, also known as channel separation, measures the signal feedthrough from one channel to another. The channel separation of ZJA3512 is better than -100 dB at frequencies below 10 kHz, and higher than -55 dB at frequencies above 10 MHz. Figure 39 shows the typical channel separation behavior between the two amplifiers in ZJA3512-2.




Figure 39. Crosstalk Test Circuit




Figure 40. Dual Channel Crosstalk

Layout Guidance

For optimized performances of the device, good PCB layout practices are recommended, including:

Noise may be conducted into the analog circuit through the op amp supply pins, using the low ESR 0.1 µF ceramic capacitor as
decoupling capacitor. Put it as close as possible to the power pin can effectively reduce the noise caused by the power supplies.

- Normally input trace is more sensitive, keep the trace as short as possible. In order to reduce the noise of parasitic coupling, keep the input signals far from the power supply and/or outputs. If this is not possible, the sensitive traces should be perpendicular to others, so that the noise coupled through the parasitic capacitance can be as small as possible.
- If the it is high impedance signal source, it is necessary to design a guard ring. Guard rings can significantly reduce leakage currents from nearby traces that are at different potentials.
- Place the peripheral components as close as possible to the pins of the op amp, such as placing R_F, C_F and R_G. And delete the PCB ground plane below the inverting input to minimize parasitic capacitance.
- For best leakage performance, it is recommended to clean the PCBA after soldering and baking at 85°C for 30 minutes to remove any potential moisture from the package.
- In addition, separate grounding of the analog and digital parts of the circuit is one of the simplest and most effective noise suppression methods. When designing the PCB, plan the layout of the ground current return paths of the analog and digital parts so that the ground current return paths do not interfere each other. Using one or more layers of the multi-layer PCB as the ground also helps to reduce the ground impedance and noise.

Outline Information




Figure 41. 8-Lead SOIC Package Dimensions shown in millimeters




Figure 42. 8-Lead MSOP Package Dimensions shown in millimeters





Figure 43. 14-Lead SOIC Package Dimensions shown in millimeters

Ordering Guide

Model	Channels	Pacakge	Orderable Device	Temperature Range (°C)	External Package
		SOIC-8	ZJA3512-2BSABT	- 40 to +125	Tube
		SOIC-8	ZJA3512-2BSABR	- 40 to +125	13" Reel
		SOIC-8	ZJA3512-2ASABT	- 40 to +125	Tube
ZJA3512-2	2	SOIC-8	ZJA3512-2ASABR	- 40 to +125	13" Reel
ZJA331Z-Z	2	MSOP-8	ZJA3512-2BUABT	- 40 to +125	Tube
		MSOP-8	ZJA3512-2BUABR	- 40 to +125	13" Reel
		MSOP-8	ZJA3512-2AUABT	- 40 to +125	Tube
		MSOP-8	ZJA3512-2AUABR	- 40 to +125	13" Reel
		SOIC-14	ZJA3512-4BSDBT	- 40 to +125	Tube
7140540.4	4	SOIC-14	ZJA3512-4BSDBR	- 40 to +125	13" Reel
ZJA331Z-4	ZJA3512-4 4	SOIC-14	ZJA3512-4ASDBT	- 40 to +125	Tube
		SOIC-14	ZJA3512-4ASDBR	- 40 to +125	13" Reel

Product Order Model



Related Parts

Part Number	Description	Comments		
ADC				
ZJC2000/2010	18-bit 400 kSPS/200 kSPS SAR ADC	Fully differential input, SINAD 99.3 dB, THD - 113 dB		
ZJC2001/2011	16-bit 500 kSPS/250 kSPS SAR ADC	Fully differential input, SINAD 95.3 dB, THD - 113 dB		
ZJC2002/2012		Pseudo-differential unipolar input, SINAD 91.7 dB, THD - 105 dB		
ZJC2003/2013	16-bit 500 kSPS/250 kSPS SAR ADC	Pseudo-differential bipolar input, SINAD 91.7 dB, THD - 105 dB		
ZJC2004/2014		Pseudo-differential unipolar input, SINAD 94.2 dB, THD - 105 dB		
ZJC2005/2015	18-bit 400 kSPS/200 kSPS SAR ADC	Pseudo-differential bipolar input, SINAD 94.2 dB, THD - 105 dB		
ZJC2007/2017		Pseudo-differential unipolar input, SINAD 85 dB, THD - 105 dB		
ZJC2008/2018	14-bit 600 kSPS/300 kSPS SAR ADC	Pseudo-differential bipolar input, SINAD 85 dB, THD - 105 dB		
ZJC2100/1-18	18-bit 400 kSPS/200 kSPS 4-ch differential SAR A	<u> </u>		
ZJC2100/1-16	16-bit 500 kSPS/250 kSPS 4-ch differential SAR A			
ZJC2102/3-18	18-bit 400 kSPS/200 kSPS 8-ch pseudo-differentia			
ZJC2102/3-16	16-bit 500 kSPS/250 kSPS 8-ch pseudo-differentia			
ZJC2102/3-14	14-bit 600 kSPS/300 kSPS 8-ch pseudo-differentia			
ZJC2104/5-18	18-bit 400 kSPS/200 kSPS 4-ch pseudo-differentia			
ZJC2104/5-16	16-bit 500 kSPS/250 kSPS 4-ch pseudo-differentia			
DAC	TO BROOK ROLES AND ROLES AND POORES AND FORMER	100 00		
ZJC2541-18/16/14	18/16/14-bit 1 MSPS single channel DAC with	Power on reset to 0 V (ZJC2541) or V _{REF} /2 (ZJC2543), 1 nV-S glitch,		
ZJC2543-18/16/14	unipolar output	SOIC-8/MSOP-10/DFN-10 packages		
ZJC2542-18/16/14	·			
ZJC2542-18/16/14 ZJC2544-18/16/14	18/16/14-bit 1 MSPS single channel DAC with	Power on reset to 0 V (ZJC2542) or V _{REF} /2 (ZJC2544), 1 nV-S glitch, SOIC-14/TSSOP-16/QFN-16 packages		
	bipolar output	3010-14/1330F-10/QFN-10 packages		
Amplifier	Circle/Duel/Overd 2CM levy bine correct	2 MHz CDW 25 - W Voc 0.5 - W/9C Voc drift 25 A Ubics		
ZJA3000-1/2/4	Single/Dual/Quad 36 V low bias current	3 MHz GBW, 35 µV max Vos, 0.5 µV/°C max Vos drift, 25 pA max Ibias,		
	precision Op Amps	1 mA/Amplifier, input to V-, RRO, 4.5 V to 36 V		
ZJA3001-1/2/4	Single/Dual/Quad 36 V low bias current	3 MHz GBW, 35 µV max Vos, 0.5 µV/°C max Vos drift, 25 pA max Ibias,		
	precision Op Amps	1 mA/Amplifier, RRO, 4.5 V to 36 V		
ZJA3512-2/4	Dual/Quad 36 V 7 MHz precision JFET Op Amps	7 MHz GBW, 35 V/ μ S SR, 50 μ V max Vos, 1 μ V/°C max Vos drift, 2 mA/Amplifier, RRO, 4.5V to 35 V		
ZJA3600/1	36 V ultra-high precision in-amp	CMRR 105 dB min (G = 1), 25 pA max Ibias, 25 μ V max Vosi, gain error 0.001 % max (G = 1), 625 kHz BW (G = 10), 3.3 mA/Amplifier, \pm 2.4 V to		
		± 18 V, - 40 °C to 125 °C specified		
ZJA3622/8	36 V low cost precision in-amp	CMRR 93 dB min (G = 10), 0.5 nA max Ibias, 125 μ V max Vosi, 625 kHz BW (G = 10), 3.3 mA/Amplifier, \pm 2.4 V to \pm 18 V		
ZJA3611, ZJA3609	36 V ultra-high precision wider bandwidth precision in-amp (min gain of 10)	CMRR 120 dB min (G = 10), 25 pA max Ibias, 25 μ V max Vosi, 1.2 MHz BW (G = 10), 3.3 mA/Amplifier, \pm 2.4 V to \pm 18 V, $-$ 40 °C to 125 °C specified		
ZJA3676/7	Low power, G = 1 Single/Dual 36 V difference amplifier	Input protection to ± 65 V, CMRR 104 dB min, Vos 100 μV max, gain error 15 ppm max, 500 kHz BW, 330 μA, 2.7 to 36 V		
Voltage Reference	<u>'</u>	The state of the s		
- Jinago Mororollo		V _{OUT} = 1.25/2.048/2.5/3/4.096/5 V, 5 ppm/°C max drift - 40 °C to 125 °C,		
ZJR1000	15 V supply precision voltage reference	± 0.05 % initial error		
ZJR1001	5.5V low power voltage reference	$V_{OUT} = 2.5/3/4.096/5 \text{ V}, 5 \text{ ppm/}^{\circ}\text{C max drift} - 40 ^{\circ}\text{C to } 125 ^{\circ}\text{C}, \pm 0.05 ^{\circ}\text{M}$		
ZJR1002	(ZJR1001 with noise filter option)	initial error, 130 µA, ZJR1001/2 in SOT23-6, ZJR1003 in SOIC/MS-8		
ZJR1003				
Switches and Mul	tiplexers			
ZJG4438/4439	36V fault protection 8:1/dual 4:1 multiplexer	Protection to \pm 50 V power on & off, latch-up immune, Ron 270 Ω , 14.8 pC charge injection, to 166 ns, 10 V to 36 V		